

Seat No.: _____

No. Of Printed Pages: 02

[26]

SARDAR PATEL UNIVERSITY
M.Sc. (Semester I) (CBCS) EXAMINATION 2016
(EC) 28th October 2016

P S O I E E L C O I

Computer Architecture and Organization

Time: 10:00 AM TO 1:00 PM
Total Marks: 70

Q-1 Choose the correct answer.

[08]

- Which of the following is exact symbolic representation of STA instruction?
a) $M[AR] \leftarrow PC, PC \leftarrow AR+1$
b) $PC \leftarrow AR$
c) $M[AR] \leftarrow AC$
d) $AC \leftarrow AR$
- Which instruction execution occurs for the condition $D_7I'T_3B_7$?
a) CMA b) CME c) CIR d) SZE
- Which is not a 16-bit register?
a) DR b) AC c) PC d) TR
- If h is no. of hits and m is no. of misses, then hit ratio is defined as _____.
a) $h/(h+m)$ b) $m/(h-m)$ c) $m/(h+m)$ d) $h/(h-m)$
- How many steps would be required to calculate following expression using RPN in stack operation?
 $A*B+C*D+E*F$
a) 9 b) 10 c) 11 d) 12
- Memory that uses the property of locality of reference is _____.
a) Associative Memory b) Cache Memory
c) Auxiliary Memory d) Main Memory
- If IR contains 1111100000000000, what is the type of instruction?
a) Indirect Memory Reference Instruction.
b) Direct Memory Reference Instruction.
c) Register Reference Instruction.
d) I/O Instruction.
- Which instruction is initiated for decoder output D_0 ?
a) AND b) LDA c) BSA d) ISZ

Q-2 Answer in short. [ANY SEVEN].

[14]

- Explain BUN instruction
- Draw the register configuration for decimal division and multiplication operation.
- Convert following arithmetic notation from reverse Polish notation to infix notation.
 $ABC * / D - EF / *$
- Give the full form of UART and LRU
- Define: Associative memory
- Define: Semaphore
- Convert the following arithmetic notation from infix notation to reverse Polish notation.
 $A + B - C * (D + E)$
- Give Flynn's classification.
- Explain FIFO

P.T.O.

- Q-3 A Draw common bus system [06]
Q-3 B Explain I/O instructions. [06]
OR
- Q-3 B Explain conditional branch instructions. [06]
- Q-4 A Explain program interrupt. [06]
Q-4 B Give characteristics of RISC and CISC. [06]
OR
- Q-4 B Explain memory stack organization. [06]
- Q-5 A Write a brief note on cache memory. [06]
Q-5 B Draw a flow chart on ADD and SUBTRACT operation. [06]
OR
- Q-5 B Draw a flow chart on MULTIPLICATION operation. [06]
- Q-6 A What do you mean by polling? Explain daisy chaining priority. [06]
Q-6 B Write a note on DMA. [06]
OR
- Q-6 B Explain Memory Interleaving. [06]

