[26]

SARDAR PATEL UNIVERSITY M.Sc. (Semester I) (CBCS) EXAMINATION 2016 (EC) 28th October 2016

P S 0 1 E E L C 0 1

Computer Architecture and Organization

Time: 10:00 A	M TO	1:00	PM
Total Marks:	70		

Q-1		Choose the correct answer.	[08]
Q-1	1	Which of the following is exact symbolic representation of STA instruction?	
	ī	a) M[AR]←PC, PC←AR+1	
		b) PC AR	
		c) M[AR]←AC	
		d) AC←AR	
	2	Which instruction execution occurs for the condition $D_7I'T_3B_7$?	
	۷.	a) CMA b) CME c) CIR d) SZE	
	2	Which is not a 16 – bit register?	
	3	AL ANTONIO	
	4	a) DR b) AC c) PC d) TR If h is no. of hits and m is no. of misses, then hit ratio is defined as	
	4	If h is no. of fills and m is no. of fillsess, then fill factor is defined as	
	_	a) $h/(h+m)$ b) $m/(h-m)$ c) $m/(h+m)$ d) $h/(h-m)$ How many steps would be required to calculate following expression using RPN in stack	
	5		
		operation? A*B+C*D+E*F	
	_		
	6	Memory that uses the property of locality of reference is a) Associative Memory b) Cache Memory	
•	æ		
	7	If IR contains 111110000000000, what is the type of instruction?	
		a) Indirect Memory Reference Instruction.	
		b) Direct Memory Reference Instruction.	
		c) Register Reference Instruction.	
		d) I/O Instruction.	
	8	Which instruction is initiated for decoder output D ₀ ? a) AND b) LDA c) BSA d) ISZ	
		a) AND b) LDA c) BSA d) ISZ	
~ ^		A In all out [ANN/CEN/EN]	[14]
Q-2	1	Answer in short. [ANY SEVEN].	(- "3
	1	Explain BUN instruction Draw the register configuration for decimal division and multiplication operation.	
	2	Convert following arithmetic notation from reverse Polish notation to infix notation.	
	3	ABC * / D – EF/ *	
		Give the full form of UART and LRU	
	4		
	5	Define: Associative memory	
•	6	Define: Semaphore Convert the following arithmetic notation from infix notation to reverse Polish notation.	
	1	Convert the following artiflicite notation from initia notation to reverse 1 offsh notation.	
		A+B-C*(D+E)	
	8	- ··· · · · · · · · · · · · · · · · · ·	
	9	Explain FIFO	

Q-3 Q-3		Draw common bus system Explain I/O instructions. OR	[06] [06]
Q-3	В	Explain conditional branch instructions.	[06]
Q-4 Q-4		Explain program interrupt. Give characteristics of RISC and CISC.	[06] [06]
Q-4	В	Explain memory stack organization.	[06]
Q-5 Q-5		Write a brief note on cache memory. Draw a flow chart on ADD and SUBTRACT operation. OR	[06] [06]
.Q-5	В	Draw a flow chart on MULTIPLICATION operation.	[06]
Q-6 Q-6	A B	What do you mean by polling? Explain daisy chaining priority. Write a note on DMA. OR	[06] [06]
Q-6	В	Explain Memory Interleaving.	[06]

